Pulse Width Insensitive Design and Verification Methods
Many embedded controllers have some critical system states that depend on an asynchronous event.Currently handling them in here design depends on the availability of always-on slow clocks.In this paper we present a generic asynchronous design scheme that doesn't require a clock and ensure a reliable functionality without associated deadlock sc